That's correct. The Arm and RISC-V cores are entirely separate, sharing no logic.