Hacker News Reader

Can this be used to help design math functions for FPGA designs, using VHDL or Verilog?

Not immediately but it would be cool to integrate this with tools like flopoco that address that more directly.