Interesting that there is no cache (instead it's using a prefetch queue).. "Implement multi-cycle to reduce area / power", I guess it's not one-cycle per instruction, so maybe not needed.

Well, where is the superscalar variant? :-) At least on an FPGA, there would be very diminishing returns for doing it. Even bypassing has bad effects on fMAX.