Hacker News Reader

One of the main benefits of using an FPGA is that you can compensate for trace length mismatch with timing constraints

Not usually with IO ports directly associated with hard IP blocks like the DDR controller in the Zynq though.