Can someone explain why those differential pairs are routed with so many curves instead of straight paths? (E.g. see the photo under the “ADC and DAC rotting” section)
This is a shortened excerpt from the article. It can be found below the image with six colorful images of PCB layers. I'm curious how the delays inside the FPGA package are known. Is there a table which pin adds how much delay to a signal or something like that?
Edit: it's using the pad property of "pad-to-die-length" if doing it manually, right?
I did some prototyping but never got the stage if actually fumbling around with PCBs a few years ago, things seemed to progressing quite well.