Hacker News Reader

My understanding is that the goal of these approaches are to avoid those bottlenecks.

Did they invent new DL algorithms and publish them? If I remember what I heard in the interview correctly, this targets existing architectures.

No, they're using analog computers. They point that out in the interview and the linked article.

To clarify, I meant neural network architectures not chip architectures.