OpenROAD: Open IC Design Sythesis from Veriloggithub.com3 points·f_devd··0 commentsOpen articleSaveView on HN