Show HN: Naja-Verilog – Structural Verilog Parser
github.com
github.com
The linked repo doesn't have an informative Readme. An example showing showing Naja differs from existing tools would help people unfamiliar with Electronic Design Automation, like me.