It is really hard to design an efficient ASIC to predict the future compared to just designing an efficient ASIC after the future arrives.

The tools available today support such rapid design/test cycles.