Gb/S Programmable Packet Parsing on a Single FPGA [pdf]

As a necessary step, they intake a packet and parallelize the bits so they're slow enough to handle in an FPGA. It seems like good engineering to do so, at the cost of a tiny bit of latency.