This looks really helpful! I have been working on FPGA stuff and have never really been able to figure out how to tie the knot with Verilator, even though I knew this was theoretically possible.
I can empathise. I was aware of Verilator for ages before I started simulating my own designs with it. The Verilator documentation is good, but it can do so much that it's hard to know where to start.