I read this as well. I'm definitely referencing this in the future when someone mentions how "FPGAs directly simulate the system hardware."
This is all about reducing power consumption down in the nA range when the CPU is turned off but the RTC keeps ticking over.
Multiple clock domains definitely tricky though!
http://www.sunburst-design.com/papers/CummingsSNUG2008Boston...