Ah-ha, hack enginerding FTW. Overenginerding costs $$$.

I wonder about metastable sequential logic (D flip-flop sampling 3 NOT gates in a loop) XORed thermal noise sampling from a resistor XORed with the D flip-flop's clock signal. Violating setup-and-hold times of digital logic would also probably help generate some fun randomness.