This is very cool, and I wonder if I could work something like this into a way to teach my (10 year old) son the basics of digital logic.

In his case I suspect the full syntax of Verilog would be overkill and just add confusion, though. A simpler subset without modules and with only continuous assignment would be ideal.

Gears turning.