Maybe for CPLDs, the abstraction level of Factorio is a bit too low for FPGAs unless you want to work entirely at the transistor level.