An even more interesting exercise would be to implement a DDR5 driver circuit for the 1 bit of RAM. Typical DDR5 interfaces take hundreds to thousands lines of Verilot/VHDL so quite a few transistors will be needed.