That is not true. The synthesis and layout have to be done separately for the ASIC. That is a more time consuming process than writing verilog code.