Sidestepping Moore’s Law

I'm surprised there's no discussion of wafer level stacking and interconnect. I suppose that's mostly done at the foundry, but stacking digital with memory and/or flash could have real bandwidth and performance effects.