ForwardCom: Proposal for forward compatible instruction set architecture (2018)
forwardcom.info
forwardcom.info
So compiled code is forward compatible with new CPUs with longer vector registers, but it's not forward compatible with new libraries?
I find it a bit sad that people put so much effort into designing new ISAs that have nifty features, but then they make them so different from current ISAs that they basically can't run currently existing software.
I can see the appeal of an ISA which allows dynamic linking at no extra cost, so you’d never need to decide.
"o An instruction can do multiple things, but only if it fits into the pipeline system. There is no need for microcode."
No microcode? Sign me up!
"o The ForwardCom design is scalable to support small embedded systems as well as large supercomputers and vector processors without losing binary compatibility."
Unbelievably forward-thinking!
"o The instruction set is fully orthogonal."
Aesthetically and mathematically pleasing!
"o Array loops are implemented in a new flexible way that automatically uses the maximum vector length supported by the microprocessor in all but the last iteration of a loop. The last iteration automatically uses a vector length that fits the remaining number of elements. No extra code is needed to deal with remaining data and special cases. There is no need to compile the code separately for different microprocessors with different vector lengths."
Utterly brilliant! Genius level intelligence!
Well, what do you expect? Agner Fog is a LEGEND in the assembly language community...