Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures | Hacker News Reader