No such error occurs.

    $ cat Makefile
    FOO += foo

    all: ; @echo $(FOO)
    $ make
    foo

There's no such thing as an undefined variable in Make. The variable expands to text. Variables which are not defined by definition expand to no text.