How large is your proof of concept implementation? Do you think the architecture could be miniaturised enough to make a whole processor?
The point here is that our current implementation has a limited IO capability (our linear operator has 4 inputs and 4 outputs), but increasing the number of IOs leads to a linear increase in the size of the device.