I don’t think you understand how memory bus width is calcuslated or what it means. You are an order of magnitude off on the layer in question.