how different from myhdl [0]
myhdl is an alternative to Verilog, but it's still RTL.
This tools takes the C code, compiles it to a custom assembler language and embeds the generate assembler code as a ROM in a custom generated RISC processor.
I had to run the example design to fully understand what it's trying to do.