Designing a CPU in VHDL | Hacker News Reader