8 DDR channels. Seems like everyone putting 30+ cores on a chip needs to learn this lesson. Memory bandwidth is the bottleneck. Intel uses HBM stacked on the Xeon Phi. Anyone who has the capability should do likewise or maybe try 8 DDR channels, pin count be damned.