I'm not sure what the original post is referring to but many early GPUs were not fully IEEE FP32 compliant, where many operations (particularly trig functions if I recall) would have 24 or fewer bits, either not supporting FP32 or requiring many cycles to compute. This article seems to describe some of the Radeon cards:
https://en.m.wikipedia.org/wiki/Minifloat