To look at it another way, what does one gain? Hardware is highly parallelizable and HDLs give you that capability by default. Verilog is a really easy language to learn. The hard part is learning how to do hardware design.
If I can write a working C program, why can't I make working hardware?
Debugging HDL involves looking at timing waveforms in a simulator.