Why not proactively check all the chips to make sure all gates are working on each chip, rather than try to debug when something breaks?
There are still a few CPLD/FPGA available with 5V capable banks, which would be preferable, so you'd build a JTAG TAP for single ICs. At this point, you could as well connect it to a PC using a JTAG pod .