My understanding is that MyHDL is in fact more like Chisel/Clash, it specifically says "It does not turn arbitrary Python into silicon" in their getting started guide (and as sklogic says).
See also: a MyHDL UART: https://github.com/andrecp/myhdl_simple_uart/blob/master/ser...