At ~1500 clock cycles, even a relatively conservative 1.2 instructions per clock per core is enough.